



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : John A. Wishneusky Art Unit : 2182  
Serial No.: 09/989,482 Examiner : Unknown  
Filed : November 19, 2001  
Title : CONTEXT SCHEDULING

Commissioner for Patents  
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Prior to examination, please amend the application as follows:

In the specification:

COPY OF PAPERS  
ORIGINALLY FILED

On page 6, please replace line 10, with the following rewritten line:

-- priority (Level 0). A context with a Level 0 priority may be --

On page 6, please replace line 16 with the following amended line:

-- context, Level 0. Only one Level 1 context may be on ECS 145 --

On page 16, please replace line 8 with the following rewritten line:

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit 2/4/2002  
Signature Debbrah K. Sim

Debbrah K. Sim

Typed or Printed Name of Person Signing Certificate

-- larger to handle fewer or more contexts. Also more or fewer --

In the claims:

Claims 4, 6, 7, 17 and 21 have been amended as follows:

-- 4. (Once amended) The system of claim 3 wherein the executing contexts stack has a first bit field that indicates a context having context information stored in the executing contexts stack is ready to pre-empt a currently executing context.--

-- 6. (Once amended) The system of claim 5 wherein the first bit field and the second bit field are used by said control logic to determine when a new context may be transferred to the executing contexts stack for pre-empting another context. --

-- 7. (Once amended) The system of claim 6 wherein the first bit field is set by the control logic when the new context is transferred to the executing contexts stack. --

-- 17. (Once amended) The system of claim 16 wherein at least one said plurality of coprocessors further comprise:

at least one of a buffer and an address queue, said at least one coprocessor also providing at least one of the condition signals to the scheduling logic. --



REMARKS

Several lines of the specification have been amended to correct minor typographical errors.

Claims 4, 6, 7, 17 and 21 are all dependent claims and have been amended to provide proper antecedent basis for features included in those claims.


No new matter is added by the proposed amendments.

Attached is a marked-up version of the changes being made by the current amendment.

Applicant asks that all claims be examined. Please apply any other charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: 8/4/09

  
\_\_\_\_\_  
Scott C. Harris  
Reg. No. 32,030

Fish & Richardson P.C.  
PTO Customer No. 20985  
4350 La Jolla Village Drive, Suite 500  
San Diego, California 92122  
Telephone: (858) 678-5070  
Facsimile: (858) 678-5099

10161856.doc

**Version with markings to show changes made**

In the specification:

On page 6, please replace line 10 with the following rewritten line:

-- priority (Level 0). A context with a L[1]level 0 priority may be -

On page 6, please replace line 16 with the following rewritten line:

-- context, [(l)Level 0(l)]. Only one Level 1 context may be on ECS  
145 --

On page 16, please replace line 8 with the following rewritten line:

-- larger to handle fewer or more contexts. Also more or  
fewer[less] --

In the claims:

Claims 4, 6, 7, 17 and 21 have been amended as follows:

4. (Once amended) The system of claim 3 wherein the executing contexts stack has a first bit field that indicates a context having context information stored in the executing contexts stack is ready to pre-empt a[the] currently executing context.

6. (Once amended) The system of claim 5 wherein the first bit field and the second bit field are used by said [inhibit] control logic to determine when a new context may be transferred to the executing contexts stack for pre-empting another context.

7. (Once amended) The system of claim 6 wherein the first bit field is set by the [inhibit] control logic when the new context is transferred to the executing contexts stack.

17. (Once amended) The system of claim 16[14] wherein at least one said plurality of coprocessors further comprise:

at least one of a buffer and an address queue, said at least one coprocessor also providing at least one of the condition signals to the scheduling logic.

21. (Once amended) The method of claim 20 further comprises:  
dividing context information into at least two priority levels;  
and

scheduling a higher priority context for execution having a starting event that matches a sampled condition before a lower priority context having the same starting event.